With the development of the nonvolatile memory technology, the charge trapping memory (CTM) has attracted much attention due to its higher performance than the conventional gate flash memory device as well as its scalability, immunity from severe reliability and lower program/erase voltages [1][2][3][4]. CTM allows a thinner tunneling layer because of the discrete trap charge location in the charge trapping layer which largely avoids the discharge path. The thin tunneling layer could increase the program/erase speed, but it results in degraded retention characteristics simultaneously. To achieve both higher program/erase speed and better retention characteristics, the improved stack structures [5][6][7] for the tunneling layer have been developed as well as materials choice for the charge trapping layer. Based on our previous simulator [8, 9] which has been calibrated with the experiment data [10], we evaluate the performance of CTM with HfO 2 /SiO 2 stack as the tunneling layer and TiO 2 as the charge trapping layer. It is a powerful tool for evaluating the program/erase/retention performance under different gate layers' thicknesses and materials, charge trap densities and distributions, bias voltages and temperatures.
I. Introduction
With the development of the nonvolatile memory technology, the charge trapping memory (CTM) has attracted much attention due to its higher performance than the conventional gate flash memory device as well as its scalability, immunity from severe reliability and lower program/erase voltages [1] [2] [3] [4] . CTM allows a thinner tunneling layer because of the discrete trap charge location in the charge trapping layer which largely avoids the discharge path. The thin tunneling layer could increase the program/erase speed, but it results in degraded retention characteristics simultaneously. To achieve both higher program/erase speed and better retention characteristics, the improved stack structures [5] [6] [7] for the tunneling layer have been developed as well as materials choice for the charge trapping layer. Based on our previous simulator [8, 9] which has been calibrated with the experiment data [10], we evaluate the performance of CTM with HfO 2 /SiO 2 stack as the tunneling layer and TiO 2 as the charge trapping layer. It is a powerful tool for evaluating the program/erase/retention performance under different gate layers' thicknesses and materials, charge trap densities and distributions, bias voltages and temperatures.
II. Physical Model and Simulation Method
The developed self-consistent simulator has included the crucial physical mechanisms in CTM: trap assisted tunneling (TAT), direct tunneling/F-N tunneling (DT/FN), thermionic emission and relaxation transport which describe the carriers' process across the gate stack layers; recombination, Poole-Frenkel, thermally assisted tunneling and thermal excitation that happen in the charge trapping layer. With this method, we could exact the threshold voltage (Vth), electric potential, electric field and charge trap density's variation with time under different conditions.
In this work, we evaluate the program/erase/retention performance of TaN/Al 2 O 3 /TiO 2 /HfO 2 /SiO 2 /Si (TATHOS) structure illustrated in Fig. 1(a) , which is compared with TaN/Al 2 O 3 /TiO 2 /SiO 2 /Si (TATOS) structure in Fig. 1(b) . The blocking oxide/charge trapping layer thicknesses are 16/6.5nm for both structures and their gate dielectric layer's equivalent oxide thickness (EOT) are the same except for especial illustrations. The EOT of the stacked tunneling layer is set 4nm. The SiO 2 thicknesses in TATHOS structures labelled by TATHO(2)S and TATHO(1.5)S are 2nm and 1.5nm respectively. The default parameters used in this work are listed in TABLE I.
III. Results and Analysis
The program/erase performance of the TATHO(2)S, TATHO(1.5)S and TATOS structures under various gate voltages is shown in Fig. 2 and Fig. 3 , from which we can see that the TATHO(1.5)S corresponds to the highest speed. In the tunneling process across the stacked tunneling layer during program/erase, DT/FN and TAT effects are the main impact factors. Fig. 4(a) and (b) show the shift of gate electric potential for TATHO(2)S and TATOS during the program with 14V gate voltage. It can be analyzed that the TAT effect is decreasing during the program for TATHO(2) and TATHO(1.5) due to the up shift of the electric potential, but the DT/FN only need to tunnel through a very thin layer because of the big barrier between the HfO 2 /SiO 2 layer and positive gate voltage. This is the source of two types of speed slope during program/erase for TATHOS. In TATOS the tunnelling layer need to tunnel through is thicker as shown in Fig. 4(b) which could weaken the DT/FN probability badly. To make this phenomenon clearer, we compare the program/erase performance with and without the TAT mechanism as shown in Fig. 5 . The same explanations are applicable to the erase process as shown in Fig. 3 . The retention characteristics of the high Vth state and low Vth state under different temperatures for TATHO(2)S, TATHO(1.5)S and TATOS structures while time up to 10 8 s is shown in Fig. 6 , from which we can see that significantly improved retention characteristics are achieved in the TATHO(2)S and TATHO(1.5)S compared to the TATOS. Fig. 7 illustrates the electric potential of TATHO(2)S with 0V gate voltage and we can see that the thick HfO 2 layer effectively reduces the discharge probability due to the barrier between the TiO 2 and HfO 2 layers. Additionally, the program/erase performance of TA-TOS and TaN/Al 2 O 3 /Si 3 N 4 /SiO 2 /Si (TANOS) structures are compared with different gate voltages under the same thicknesses as shown in Fig. 8 . Fig. 9 shows the program pulse of TATOS and TANOS structures with different gate voltages while the threshold voltage shift up to 5V. From the results we can see that the TATOS corresponds to higher speed due to the high-k materiel TiO 2 which causes higher electric field in the tunneling oxide as well as larger tunneling current.
IV. Conclusion
The memory performance of a novel TATHOS CTM device with the stacked HfO 2 /SiO 2 tunneling layer and TiO 2 charge trapping layer are evaluated by a developed simulator. The effects of gate dielectric material and thickness, bias voltage and temperature are studied comprehensively. From the results we can see that appropriate stack structure for tunneling layer and a better choice for charge trapping layer could accelerate the program/erase speed and improve the retention characteristics simultaneously.
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